
20IT 402 Digital Electronics and Computer architecture
Flipped Classroom activity (2021-22, Sem - I)
04-Jan-2022
2021-22     Description: To implement the flipped classroom activity, the YouTube video link <a href="https://www.youtube.com/watch?v=3NXyTxo82CQ">https://www.youtube.com/watch?v=3NXyTxo82CQ</a> , was shared with the students in Google Classroom.
The video explained how 8086 works in Minimum mode of operation and how to draw timing diagrams for read and write cycle in Minimum mode. Students were asked to go through the video and learn the concept. Based on the understanding students were asked to try timing diagram for Maximum mode of 8086 too.
A doubt clearance session on Minimum and Maximum modes was conducted, in which the concept was again briefly discussed in class. After the discussion, to check the understanding of the concept, an assignment based on modes of operation for 8086 was uploaded in Google classroom which had following questions;
Q.1 Draw and explain interfacing of 8086 when it works in Minimum mode and explain the timing diagram for it. Q.2 Draw and explain interfacing of 8086 when it works in Maximum mode and explain the timing diagram for it.
The students were expected to upload answers for the assignment in the Google classroom.
<b>Objective:</b> The objective was to make sure students can draw timing diagrams for various operations of the microprocessor and understand basic difference between read and write cycle.
<b>Impact:</b> Students realised once they understood timing diagram drawing and interpretation for one microprocessor, they can understand and draw the same for any other microprocessor too. Students liked this new way of learning. They found this technique interesting, helpful, innovative, refreshing, and creative.
1) Screenshot You tube link shared in Google classroom
8/5/22, 3:16 PM Minimum Mode of 8086
≡ SYIT 2021-22 (Digital Electronics and Computer Architecture) ■
Minimum Mode of 8086 : suchitra Morwadkar • Jan 4
operation and timing diagram of 8086 when it works in Minimum mode of operation.
Watch the video and try to draw a timing diagram for Maximum mode too.
This is important as per ESE.
8086 Minimum Mode YouTube video 23 minutes
🕰 Class comments
Add class comment



Property. Crew ASSIGNMENT 2 8086 MODES OF OPERATION Q1. Draw and explain interfacing of 2026 when it works in Minimum mode and explain the timing diagram for it. 7. 8086 works in Minimum made, when pin 33, i.e. MN/ Mx pin is set to logic 1 · There is a single 8086 microprocessor in the minimum mode system HANT . ENERGY ARE FOR D CHENN SH HERRY 2(4) 34 CLN STIS C BHE 165 RES 8283 Anna \$284 RESET ATE-AD EHO27 - Talder a Blant 11. Farmer ALL ALL ALL ALADY S F Adls 50 RE1215-1 1.84 К. THE REALING Frigari State 8 and the state 5-5-51 Sec. Barren 0 8 Raiet ·注注 Corsent 6 i on ditte for the PU BAN NMI-NTP Reserves 16 (date Bie) 11450 INTA F Nr. N 44 4 The state SAACHIG MD10 -HEDDA T 74138 RG DOS 附行 PTION WOITS a Depta rp + MEME FORSES PINIERS TR 5 A TEL INDIAN (control Boo) 50 32 14 2232 NAT ANT C. B. B. WYS C HOLDER H JH HA WOM

(Date) · Clock is provided by 8284 clock generator, it phovides CLK, RESET, READY input to 8086. · Address from address bus is latered into 2232 B-bit latch We require 3 such latches as the address bus is 20 bit (3×8=24) . The ALE of 8086 is connected to STB of the the latch. . The data bus is driven through 8286 3-bit thans - reciever we require 2 such trans-recievers as the data bus is 16 bit (288 = 16). . The trans-recience is chabled through DEN signal, and direction of data is controlled by DT/R signal. . DEN is connected to DE, and DT/A is connected DEN DTIE Action 1 .... Tirans-recieves disabled X 0 0 Receive data 0 1 Thansmit data · MITO, RD, WR are decoded by a 3:8 decodes (IC 74138) m/ 10 BD Action WA Memory Read (MEMR) J. 0 Memory write (MEMW) 0 0 1 I D Read (IOR) 0 0 I D Write (IOW) · Bus suguest is done using HOLD and HLDA signals . INTA is soon given by 8086, in response to an interrupt on INTR line

Page No. - Linning Diagram TE TA Ta AU Do -015 >\_\_\_\_\_ ABO AD Ao -Ais Aging the the second MARCH STREET PIL- ALS ALG-ALA ( N = SMS ) SAP Comptell , Therease MIJO and allection of data in res the area DTIROS Server all 30 and BILLE is they a celle DEN 37 EL+A Action - READ BUS CHELE TA TH TS Tg K 2 dette Thansond date 1SEE ST (NE 1 white and stratted by a side and R.C. A CONTRACTOR APE-ADIS 01 200 Att off Aic Aig TORRENS PREMATING T \*(10 / 101 ) have 1012 DT/ E/ DAL SUGAL GIZ HELE and HELE Rea las BEG Secrete att att NOR: in see able - by DEN S. Tarth a Jaunterster

Page No. Date Q2. Draw and explain interfacing of 8086 when it works in Massimum mode and explain the timing diagram for it. ⇒ · 8086 works in Maximum mode, when pin 33, i.e. MN/MX pin is set to GND In maximum mode, there may be more than . one microprocessor in the system configuration OE TA PCIL DITIR 50 anna bi ICR 8288 5 lotat \$ 59 HWEE 50 1200 5, 拉路 TARDS In Report RESEL CEN 50 AL 45V Generatory CIE 5284 1.1 A Rendy P ROY CLK 1736 8086 M A 10 ADDREN LATE LES N/L! A85 4 5-6710 STE AS LON COOL RPINE THE RO 23 Deator BURRAN Penpheral DAN 企 DATA AL

Data Data March · The basic function of the bus controller chip IC 8288 is to derive control signals like RD and WR, DEN, DTIR, ALE etc., whing the information by the processor on the status · The controllerbus chip has input lines Sz, Sz, So and CIK, which are driver by CPU · The outputs are ALE, DEN, DT/R, MRDC, MWTC, AMUE, IORC, 10WC, and Alowe. The AEN, 100. and CEN pins are specially useful for multiprocessor systems. · AEN and IOB are grounded, while CEN is tied to logic 1 (+5v). · INTA pin used to issue two interrupt acknowledge pulses to the interrupt controller or to an interrupt · IORC - 40 the read command IOWC - 1/0 write command These signals enable an I/o interface to read or write data from or to the address port · MRDC - memory read command MWTC-> memory write command These signals are used as memory read or write signals. Ale - Ac and and and the

Fage No. Date => MEMORY READ TIMING One tous cycle TIL To 1 T3 1 T-2 TI CLK ALE Inactive Active 5- 50 Active 57 - 53 Add Statu BHE , AND - AIN DIS- Do A15 -A0 Add | Dath\_ MRDE AT DT/R . trict DEN AT MI Ture Links Sugar the the inderinger and the one the => MEMORY WRITE TIMING one bus cycle. 721 TIS THORE 14 To To I TI L -CIK signal inable instra lace D La ALE ANT A KALLSTRAGE Active Inactive 525 Active sb51-53 NODI BHE Status Data out D15-00 A15 - A0 ADDI David MWIC OT IONC AMOC OT . high Anote DTIR DEN